

CERTIFICATE OF MAILING BY FIRST CLASS MAIL (37 CFR 1.8)

Applicant(s): Tamal Bose et al.

Docket No.

51764/2

Serial No.

10/615,004

Filing Date

July 8, 2003


Examiner

Group Art Unit

2631

Invention:

INFINITE IMPULSE RESPONSE MULTIPLIERLESS DIGITAL FILTER ARCHITECTURE

I hereby certify that this **Information Disclosure Statement; PTO-1449 with copies of articles; postcard.**

(Identify type of correspondence)

is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on February 27, 2004

(Date)

John R. Thompson

(Typed or Printed Name of Person Mailing Correspondence)

(Signature of Person Mailing Correspondence)

Note: Each paper must have its own certificate of mailing.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Tamal Bose et al.

Confirmation No. 8129

Application No. 10/615,004

Filed: July 8, 2003

For: **INFINITE IMPULSE RESPONSE
MULTIPLIERLESS DIGITAL
FILTER ARCHITECTURE**

Group Art Unit: 2631

Examiner:

Date: February 27, 2004


INFORMATION DISCLOSURE STATEMENT

TO THE COMMISSIONER FOR PATENTS:


1. Pursuant to the duty of disclosure, documents listed on the accompanying Form PTO-1449 (or equivalent) are presented for the Examiner's consideration.
 - ☒ Copies of listed documents are enclosed. (37 CFR § 1.98(a))
 - ☐ Copies of listed U.S. patent documents are omitted because this application was filed after June 30, 2003 and is, thus, subject to image file wrapper processing. Copies of listed foreign patent documents and non-patent literature are enclosed.
 - ☐ Copies of the documents listed on sheet(s) _____ of Form PTO-1449 (or equivalent) are omitted because (1) they are already of record in U.S. Patent Application No. _____, filed _____, on which this application relies for an earlier filing date under 35 U.S.C. § 120; and (2) any information disclosure statement filed in the prosecution of Application No. _____, complies with 37 CFR §§ 1.98(a) through (c). (37 C.F.R. § 1.98(d))
2. ☐ The Examiner's attention is directed to the enclosed copy of copending U.S. Patent Application No. _____, filed _____, for _____, which is cited in this application.
3. This information disclosure statement is being submitted (check box a., b., or c.):
 - a. ☒ Within three months of the filing date of a national application or entry of the national stage in an international application; or before the mailing of a first Office action on the merits; or before the mailing of a first Office action after the filing of a request for continued examination under 37 CFR 1.114. (No statement under 37 CFR 1.97(e) is required.); or

- b. ☐ After the period set forth in paragraph 3a, but before the mailing date of either a final action, a notice of allowance, or an action that otherwise closes prosecution in the application. (Check box i. or ii.)
- i. ☐ A \$180.00 information disclosure statement submission fee set forth in 37 CFR 1.17(p) is enclosed, or
- ii. ☐ A statement specified by 37 CFR 1.97(e) is set forth below; or
- c. ☐ After the mailing date of a final action or notice of allowance and on or before payment of the issue fee. A statement specified by 37 CFR 1.97(e) is set forth below. Enclosed is a \$180.00 information disclosure statement processing fee set forth in 37 CFR 1.17(p).
4. If a statement specified by 37 CFR 1.97(e) is required, the attorney or agent signing below hereby states that:
- ☐ each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement; or
- ☐ no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement.
5. ☐ A concise explanation of the relevance of each document not in the English language and/or selected documents in the English language is set forth below.

Respectfully submitted,

By 
John R. Thompson
Registration No. 40,842

STOEL RIVES LLP
One Utah Center Suite 1100
201 S Main Street
Salt Lake City, UT 84111-4904
Telephone: (801) 328-3131
Facsimile: (801) 578-6999
Attorney Docket No. 51764/2



Sheet 1 of 3

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
51764/2APPLICATION NO.
10/615,004

INFORMATION DISCLOSURE CITATION

Title: **INFINITE IMPULSE RESPONSE MULTIPLIERLESS
DIGITAL FILTER ARCHITECTURE**

APPLICANT – Tamal Bose et al.

FILING DATE-
July 8, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICA- TION DATE	COUNTRY / PATENT OFFICE	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
								<input type="checkbox"/>

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication, etc.)

	1	Yu et al., "New Natural Selection Process and Chromosome Encoding for the Design of Multiplierless Lattice QMF Using Genetic Algorithm," 2001 IEEE, pgs. 1273-1276.
	2	Sriranganathan et al., "Design of 2-D Multiplierless FIR Filters Using Genetic Algorithms," Genetic Algorithms in Engineering Systems: Innovations and Applications 12-14 September 1995, Conference Publication No. 414, © IEE, 1995, pgs. 282-286.
	3	Bhattacharya et al., "Multiplierless Implementation of Recursive Digital Filters Using a Class of Low Sensitivity Structures," International Symposium on Signal Processing and its Applications (ISSPA), Kuala Lumpur, Malaysia, 13-16 August, 2001, Organized by the Dept. of Microelectronics and Computer Engineering, UTM, Malaysia and Signal Processing Research Centre, QUT, Australia, 2001 IEEE, pgs. 611-614.
	4	Lee et al., "GA-based design of multiplierless 2-D state-space digital filters with low roundoff noise," IEE Proc.-Circuits Devices Syst., Vol. 145, No. 2, April 1998, pgs. 118-124.
	5	Lee et al., "GA-Based Design of Multiplierless 2-D Digital Filters with Very Low Roundoff Noise," Proceedings of IEEE Asia Pacific Conference on Circuits and Systems '96, November 18-21, 1996, Seoul, Korea, 1996 IEEE, pgs. 223-226.
	6	Bhattacharya et al., "Multiplierless Implementation of Bandpass and Bandstop IIR Digital Filters," Institute of Signal Processing, Tampere University of Technology, P. O. Box 553, Tampere, FIN 33101, Finland, 2002 IEEE, pgs. III-3184-III-3187.
	7	Bhattacharya et al., "Multiplierless Implementation of Recursive Digital Filters Based on Coefficient Translation Methods in Low Sensitivity Structures," Tampere International Center for Signal Processing, Tampere University of Technology, P. O. Box 553, Tampere, FIN 33101, Finland, 2001 IEEE, pgs. II-697-II-700.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
51764/2APPLICATION NO.
10/615,004

INFORMATION DISCLOSURE CITATION

Title: **INFINITE IMPULSE RESPONSE MULTIPLIERLESS
DIGITAL FILTER ARCHITECTURE**

APPLICANT – Tamal Bose et al.

FILING DATE-
July 8, 2003

8	Cemes et al., "Genetic approach to design of multiplierless FIR filters," ELECTRONICS LETTERS, 25 th November 1993, Vol. 29, No. 24, pgs. 2090-2091.
9	Mao et al., "Design and Multiplierless Implementation of Two-Channel Biorthogonal IIR Filter Banks with Low System Delay," Dept. of Electrical and Computer Engineering, University of Victoria, Victoria, B.C., Canada V8W 3P6, Dept. of Electrical and Electronic Engineering, University of Hong Kong, Pokfulam Road, Hong Kong, 2001 IEEE, pgs. II-465-II-468.
10	Hounsell et al., "Evolutionary Design and Adaptation of Digital Filters Within an Embedded Fault Tolerant Hardware Platform," Department of Electronics and Electrical Engineering, The University of Edinburgh, King's Buildings, Mayfield Rd, Edinburgh EH9 3JL, 2001 IEEE, pgs. 127-135.
11	Oh et al., "Design of Discrete Coefficient FIR and IIR Digital Filters with Prefilter-Equalizer Structure Using Linear Programming," IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, Vol. 47, No. 6, June 2000, pgs. 562-565.
12	Wiatr et al., "Implementation of real time image convolutions in FPGA structures," pgs. 1-10.
13	Wiatr et al., "Constant Coefficient Multiplication in FPGA Structures," AGH Technical University, Institute of Electronics, Mickiewicza 30, 30-059 Kraków, Poland, pgs. 1-8.
14	Venkatachalam et al., "Adaptive Linear Prediction with Power-of-Two Coefficients," Electrical & Computer Engineering, Utah State University, Logan, UT 84322-4120, Electrical & Computer Engineering, University of Colorado, Boulder, CO 80309-0425, 2001 IEEE, pgs. 533-537.
15	Thamvichai et al., "Design of 2-D Multiplierless Filters Using the Genetic Algorithm," Electrical & Computer Engineering, University of Colorado, Boulder, CO 80309, Electrical & Computer Engineering, Utah State University, Logan, UT 84322-4120, 2001 IEEE, pgs. 588-591.
16	Jamro et al., "FPGA Implementation of Addition as a Part of the Convolution," AGH Technical University, Institute of Electronics, Mickiewicza 30, 30-059 Kraków, Poland, pgs. 1-9.
17	Jamro et al., "Convolution Operation Implemented in FPGA Structures for Real-Time Image Processing," AGH Technical University, Institute of Electronics, pgs. 1-6.
18	Ghanekar et al., "Implementation of Recursive Filters Using Highly Quantized Periodically Time-Varying Coefficients," Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, 1991 IEEE, pgs. 1625-1628.
19	Hartnett et al., "IIR Filters with Reduced Multipliers Using Cyclotomic Polynomial Numerators," U. S. Coast Guard Academy, New London, CT 06320, University of Rhode Island, Kingston, RI 02881, 1992 IEEE, pgs. IV-321-324.
20	Milić et al., "Design of Multiplierless Elliptic IIR Filters," Mihajlo Pupin Institute, Volgina 15, 11000 Belgrade, Yugoslavia, IRITEL Institute, Batajnicki put 23, 11080 Belgrade, Yugoslavia, 1997 IEEE, pg. 2201-2204.
21	Lian, "FPGA Implementation of High Speed Multiplierless Frequency Response Masking FIR Filters," Electrical Engineering Department, National University of Singapore, 10 Kent Ridge Crescent, Singapore 119260, 2000 IEEE, pgs. 317-325.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
51764/2APPLICATION NO.
10/615,004

INFORMATION DISCLOSURE CITATION

Title: **INFINITE IMPULSE RESPONSE MULTIPLIERLESS
DIGITAL FILTER ARCHITECTURE**

APPLICANT – Tamal Bose et al.

FILING DATE-
July 8, 2003

	22	Lutovac et al., "Approximate Linear Phase Multiplierless IIR Halfband Filter," IEEE Transactions on Signal Processing Letters, Vol. 7, No. 3, March 2000, pgs. 52-53.
	23	Chan et al., "Multiplierless Perfect Reconstruction Modulated Filter Banks with Sum-of-Powers-of-Two Coefficients," IEEE Signal Processing Letters, Vol. 8, No. 6, June 2001, pgs. 163-166.
	24	Milić et al., "Design of Multiplierless Elliptic IIR Filters with a Small Quantization Error," IEEE Transactions on Signal Processing, Vol. 47, No. 2, February 1999, pg. 469-479.
	25	Thamvichai et al., "Design of 2-D Multiplierless IIR Filters Using the Genetic Algorithm," IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, Vol. 49, No. 6, June 2002, pgs. 878-882.
	26	
	27	
	28	
	29	
	30	
	31	
	32	
	33	
	34	
	35	
	36	
	37	
	38	
	39	
	40	
	41	
	42	
	43	

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.